1 of 4 photos

(ENGR 498.19) Gate Level Power Reduction in Deeply Scaled CMOS Technology